This paper presents an investigation of the scalability of 4H SiC MESFETs for high frequency applications by gate length reduction. SiC MESFETs with different gate lengths (0.50, 0.35 and 0.25 µm) and gate types (block-and Γ-gates) were processed on the same wafer. The gate width of these cevices ranged from 100 to 400 µm.
Introduction
The use of SiC MESFET in high frequency, high power applications, has been attracting much interest in recent years. The potential of SiC MESFETs has been demonstrated by several circuits in the 3-10 GHz frequency range [1] .
A 4H-SiC MESFET with an f max of 42 GHz has been reported [2] , indicating that these devices should be capable of producing excellent RF performance to X band and potentially upto K band.
The SiC MESFET program at Chalmers has resulted in a process producing large gate-periphery MESFETs (≥12 mm). This process involves SiC etching, oxidation, ohmic contact formation, submicron gates (0.5 µm), passivation and air-bridges. The devices are processed without implantation steps, relying solely on epi-layer design. Typical DC-transconductance is >30 mS/mm and the saturated drain current is 200-300 mA/mm. The devices have an intrinsic cut-off frequency (f T ) of ≈12 GHz and maximum freque ncy of oscillation (MAG=1) (f max ) of typically 25-30 GHz. The class A output power density for small devices are >3.4 W/mm at 3 GHz and 2.2 W/mm at 6 GHz. We have used our MESFET in a resistive mixer circuit, demonstrating very good linearity (IIP3>35 dBm) [3] .
In this study we investigated the high frequency capability of our SiC MESFET process by lateral scaling of the device, i.e. gate length reduction. The devices were characterized by DC-, high frequency s-parameters and on-wafer load-pull-measurements. Honda et al have earlier reported on a similar study [4] using a thick low doped p-buffer. In this study we investigate the scalabilty of SiC MESFET using a thin highly doped p-buffer, and comparing block-and Γ-gate definition .
Device processing
Devices were fabricated in our standard in-house SiC MESFET process on a semi-insulating 4H-SiC substrate from Cree Inc. The structure is (from bottom to top): a 0.2 µm p-buffer doped to 1·10 17 cm -3 , a 0.3 µm thick n-channel doped to 3·10 17 cm -3 , and a 0.15 µm thick n+-cap layer doped to 1.1·10 19 cm -3 .
All devices in this study were processed on the same wafer. The process includes mesa, recess etching, oxidation, ohmic contacts, EBL definition of the gates, and pads. Passivation, air-bridges, and backside metalization were not performed in this batch.
The gates were defined with three different nominal gate lengths; 0.50, 0.35, and 0.25 µm. The gates are defined both as standard block gates and as "Γ-gates" (fig. 1 ).
Devices of 100, 200, and 400 µm gate width were processed. By varying the nominal gate length and EBL-dose, block-and Γ-gates were defined with different foot print dimension. A SEM investigation indicates gate lengths in the range of 0.50 µm down to 0.20 µm. 
Characterization and Results
DC measurements were performed using a Parameter Analyzer (HP4156). DC-measurements demonstrated working devices for all nominal gate lengths. Figure 2 shows the typical I -Vcharacteristics for a 0.50 µm MESFET. For the MESFETs with Γ-gate, however, the parameters do not strictly follow these expected trends. The decrease in transconductance and the decrease in pinch-off voltages for these MESFETs indicate a larger influence of the short channel effect. 
S-parameters
S-parameters were measured at different gate voltages (-15 to 0 V) and Vds of 40V up to 50 GHz with a Network analyzer (HP8510C). fT,ext and fmax (MAG=1) were then calculated direcly from the measured s-parameters ( fig. 3 ). For the MESFETs with block gates the increase in extrinsic f T and f max is 20% and 25 %, respectively. The MESFETs with Γ-gates did not show as high improvement in f T and f max due to the short channel effect, which decreases the transconductance. The highest extrinsic f T and f max is 12.5 GHz for a 0.35 µm x 400 µm device, and 37.7 GHz for 0.35 µm x 200 µm device (fig 3b) , respectively. When accounting for the pad capacitance the f T was calculated to be 14 GHz.
Load-Pull
Load-pull measurements were performed on-wafer using a Maury ATS. The output power was measured at 3 and 6 GHz and at a V ds of 50 V. Fig. 4 shows the output power density vs. nominal gate length. The output power density is increased 12% for both 3 and 6 GHz. The highest output power density for this batch was 1.5 W/mm (at V ds =60V). The comparably low output power density is attributed the high knee voltage ( fig. 2) . 
Discussion and Summary
The degradation of fT, fmax , and output power density for sub-micron SiC MESFETs is attributed to the short channel effect, decreasing transconductance and pinch-off voltage, and increasing output conductance [4] . In this work, a MESFET structure with a thin highly doped p-buffer was used, allowing MESFETs with only moderate short channel effect down to gate lengths less than 0.35 µm. This resulted in a 20% and 25% increase in extrinsic fT and fmax, and a 12% increase in output power density. To improve the high frequency performance of SiC MESFETs, further optimization of the MESFET structure (p-buffer-and channel-layer doping levels and thickness) (vertical scaling) are required, together with more aggressive lateral scaling.
